Érika Cota

Érika Cota joined the Institute for Informatics of Universidade Federal do Rio Grande do Sul (UFRGS) in 2005, where she is currently an assistant professor. She participates in two research groups: the Embedded Systems Laboratory and the Test and Reliability of Integrated Systems Group.

Érika received her BS in Computer Science in 1994 from Universidade Federal de Minas Gerais (UFMG). She also obtained the MSc. and Dr. degrees in Computer Science from Universidade Federal do Rio Grande do Sul in 1997 and 2003, respectively.

Her research interests include testing, design-for-testability, and fault tolerance of embedded systems.

She has co-authored the book “Reliability, Availability and Serviceability of Networks-on-chip” (Springer 2011).

Érika holds a Research Fellowship (2009-2011) from the Brazilian National Research Council CNPq. She was also the recipient of the TTTC NAVEENA NAGI AWARD in 2003. Érika is, or has been, member of the Programme or Organizing Committee of international conferences and workshops on testing. She was also vice-chair of the Latin American Test Technology Technical Council (LA-TTTC).

Areas of Interest

  1. Test and Design for test of embedded software
  2. Mobile software design
  3. Software testing and verification
  4. Test and Design for test of integrated HW and SW systems
  5. Test and Fault-tolerance of NoCs and NoC-based SoCs

Projects

Teaching

  • Software Testing and Verification (graduation, in conjuction with Dr. Lúcio Duarte)

Resumé

Book

http://www.springer.com/engineering/circuits+%26+systems/book/978-1-4614-0790-4

This book presents an overview of the issues related to the test, diagnosis, and fault-tolerance of NoC-based systems. First, the characteristics of the NoC design (topologies, structures, routers, wrappers, and protocols) are presented, as well as a summary of the terms used in the field and an overview of the existing industrial and academic NoCs. Secondly, the main aspects of the test of a NoC-based system are discussed, starting with the test of the embedded cores where the NoC plays an important role. Current test strategies are presented, such as the reuse of the network for core testing, test scheduling for the NoC reuse, test access methods and interface, efficient reuse of the network, and power-aware and thermal-aware NoC-based SoC testing. Then, the challenges and solutions for the NoC infrastructure (interconnects, routers, and network interface) test and diagnosis are presented. Finally, fault tolerance techniques for the NoC are discussed, including techniques based on error control coding, retransmission, fault location, and system reconfiguration.

Slides

This book was the result of a tutorial that was presented in different meetings (ETS 2008, SBCCI 2008, DATE 2009, ISCAS 2009, NOCS 2009, VTS 2010). The complete set of slides of the tutorial are available below.
Part 1
Part 2

Contact

Instituto de Informática – UFRGS,
Po Box 15064, ZIP 91501-970
Porto Alegre, RS – Brazil
Phone/Fax: +55 51 3308 6816 / +55 51 3308 7308
E-mail: erika <at> inf.ufrgs.br

start.txt · Last modified: 2011/11/09 11:07 by erika
 
Except where otherwise noted, content on this wiki is licensed under the following license: CC Attribution-Share Alike 3.0 Unported
Recent changes RSS feed Donate Powered by PHP Valid XHTML 1.0 Valid CSS Driven by DokuWiki