

# The First NPoC Design

Henrique Cota de Freitas, Philippe Olivier Alexandre Navaux  
Parallel and Distributed Processing Group  
Graduate Program in Computer Science, Informatics Institute  
Universidade Federal do Rio Grande do Sul, Brazil  
{hcfreitas, navaux}@inf.ufrgs.br

## Abstract

Nowadays, multi-core and many-core processors have increased the number of research works related to on-chip interconnections. In this case, a new approach called Network-on-Chip (NoC) has shown opportunities in order to increase the performance of the next generation of many-core processors. This paper presents the first design of a Network Processor on Chip (NPoC) for NoC routers capable of improving the flexibility and the performance for a large number of communication patterns. Conclusions describe other results that point out to modifications in this proposal.

## 1. Introduction


This section presents two concepts related to on-chip interconnection [1][2][3]:

- Communication topologies.
- Communication patterns.

Besides traffic congestion on network, node connectivity (number of links) and diameter (the largest distance between two nodes) are features to decide the best route for transmitting packets. However, a long packet path (several routers) can increase the final transmission latency, since there are several hops (routers) at the path. Adapting topologies to communication patterns can be the best alternative to reduce this long path.

Therefore, an alternative NoC (Network-on-Chip) [4][5] should implement or adapt interconnections in accordance with specific algorithm classes based on parallel programming techniques.

Figure 1 presents some topology examples used in several multicomputers and multiprocessors (based on NoCs). Each topology can be related to one algorithm class or parallel programming technique as follows:



**Figure 1. Topology examples: (a) tree, (b) hypercube, (c) pipeline, (d) star, (e) mesh and (f) torus**

Figure 1.a: The balanced tree topology favors the execution of algorithms based on divide and conquer technique, image processing, dataflow and reduction programming.

Figure 1.b: The hypercube topology has cores arranged in n-dimensional cube. Main applications are the following: 3D scientific programs.

Figure 1.c: Linear array or pipeline topology has cores grouped in stages, where the next stage receives data from the previous stage. Each stage had one or multiple cores and some Network Processors (NPs) are examples. The NP's cores process packets in stages, and each core is responsible for executing specific threads.

Figure 1.d: The star topology is normally related to the master / slave programming technique. One node or core is the master and the remaining nodes are slaves. This is the one parallel programming technique very common.

Figure 1.e: The mesh topology architecture has nodes connected to their neighbors. The mesh is interesting to solve problems with bidimensional data structure, matrix operations, image processing and differential equations. The tridimensional mesh topology is used in time prediction, particle simulation and aerodynamic, for example.

Figure 1.f: Bidimensional torus topology is a variant of bidimensional mesh. The difference is based on the border nodes that are connected to opposite border nodes in the same row and column. The torus topology can be used to solve the same problems described for mesh topology.

The main goal of this paper is to present the first NPoC architecture in order to show the importance of this design in the next results of PhD thesis that focus

on adaptable topologies capable of improving the performance of communication patterns.

## 2. NPoC Design and Verification

NPoC [6] is a RISC (Reduced Instruction Set Computing) processor with a scalar pipeline based on five stages (Figure 2). A modification regarding typical pipelines is presented in the fourth stage where the NPoC accesses input buffers and a Reconfigurable Crossbar Switch (RCS) [7]. All stages are executed in one cycle each one, the instructions are regular, and there are not floating-point instructions, since the workloads for this network processor is based on fixed-point instructions.

The four traditional pipeline stages presented in Figure 3 are the following: Instruction Fetch (IF), Instruction Decode (ID), Execution (EX), and Write Back (WB). However, in the fourth stage, besides memory access, NPoC can access input buffers and RCS through specific instructions. The fourth stage can be described as the following:




Figure 2. NPoC Architecture [6]

- MEM: Memory access (*load/store* instructions).
- BCTU: Buffer and Crossbar Transfer Unit. Instructions access buffer and crossbar switch through this unit.
- SCH: Scheduler. Instructions access the scheduler to manage the packet traffic.
- REC: Reconfiguration register. Instructions access the reconfiguration register to transfer data for a new topology implementation on RCS.




Figure 3. Pipeline stages [6]

Table 1 presents some general-purpose instructions used to elaborate a program for NPoC. They are typical instructions that use the arithmetic and logical unit (ALU), or data memory. All instructions, including network instructions, depend on ALU to finish the execution.

Table 1. General-purpose instructions [6]

| Instruction         | Description  |
|---------------------|--|
| add r1, r2, r3      | $r1 = r2 + r3$   |
| mul r1, r2, r3      | $r1 = r2 \times r3$  |
| ori r1, r2, immed   | $r1 = r2 + \text{immed}$                                   |
| not r1, r2          | $r1 = r2'$   |
| load r1, r2, immed  | $r1 = (\text{Address}[r2 + \text{immed}]) \text{ content}$ |
| store r1, r2, immed | $\text{Address}[r2 + \text{immed}] = r1$                   |
| jump r1, r2, immed  | $\text{PC} = r2 + \text{immed}, r1 = \text{PC}$            |
| jeq r1, r2, r3      | $\text{PC} = r1, \text{se } r2 = r3$                       |

Table 2 presents the NPoC's network instructions. The instructions *read* and *write* access the BCTU in order to read or modify data from packets. Instructions *send*, *block* and *erase* access the scheduler to alter the packet status: ready to send, to block a packet while NPoC waits some event, and to erase some packet. The *reconf* instruction transfers data word to reconfiguration register.

Table 2. Network instructions [6]

| Instruction         | Description  |
|---------------------|--|
| read r1, r2, immed  | $r1 = (\text{Address}[r2 + \text{immed}]) \text{ content}$ |
| write r1, r2, immed | $\text{Address}[r2 + \text{immed}] = r1$                   |
| send r1, r2, immed  | Buffer (r1), packet (r2 + immed)                           |
| block r1, r2, immed | Buffer (r1), packet (r2 + immed)                           |
| erase r1, r2, immed | Buffer (r1), packet (r2 + immed)                           |
| reconf r1           | Reconfiguration register = r1                              |

NPoC processor was simulated and verified through ArchC [8] and SystemC [9] tools. The main function of NPoC is to manage RCS topologies in order to increase the performance of workloads based on communication patterns. Hence, topology examples presented in Figure 1 are shown in Figure 4 as topologies implemented onto RCS and managed by NPoC.




Figure 4. Mapped topologies: (a) tree, (b) hypercube, (c) pipeline, (d) star, (e) mesh and (f) torus

Figure 5 presents the algorithm elaborated to manage the topology reconfigurations. This is a simple program that checks the moment for a new topology implementation. Figure 5.a shows the high-level algorithm that verifies communication status of each input buffer. After the last sent packet, the algorithm sends new topology information (*reconfigure* instruction) to support the next demanded communication pattern.

Program description and register initial constants are presented in Figure 5.b. The assembly program for NPoC is described in Figure 5.c. The first part (before L1) represents initial constants. The second part of the program manages the topologies. Simulation results verified that this operation demands 17 cycles of clock after the last packet.

Therefore, to implement a new topology is necessary 17 cycles of NPoC program and 2 cycles to reconfigure switching nodes onto RCS. The frequency

