

Optimization Strategies for Scientific Applications on SX-Aurora TSUBASA

Félix Dal Pont Michels Júnior, Matheus da Silva Serpa, Danilo Carastan Santos
Lucas Mello Schnorr, Philippe Olivier Alexandre Navaux
Institute of Informatics, Federal University of Rio Grande do Sul, UFRGS, Brazil
{felix.junior, msserpa, danilo.csantos, schnorr, navaux}@inf.ufrgs.br

Abstract—A large number of architectures, while attractive and flexible, poses new challenges for the programmer. The memory subsystem, number of cores, and other design decisions increase the difficulty of implementing efficient applications. Some of these issues have been transparently reduced by compilers to the programmer. However, others require source code modifications that differ according to the application and architecture. This work analyzes the performance of loop unrolling and function inlining optimization techniques applied to a vector processor, the SX-Aurora TSUBASA architecture. As a case study, we apply these techniques to the NAS Parallel Benchmarks and an Oil & Gas real-world application, the Reverse Time Migration (RTM). Our experimental results show performance improvements of up to $1.9\times$ compared with the original parallel implementation.

Index Terms—Performance Optimization, NEC SX-Aurora TSUBASA, Reverse Time Migration, Loop unrolling, Inlining.

ACKNOWLEDGMENT

This study was financed in part by the Coordenação de Aperfeiçoamento de Pessoal de Nível Superior - Brasil (CAPES) - Finance Code 001, Petrobras's project (2016/00133-9, 2018/00263-5) and "GREEN-CLOUD: Computação em Cloud com Computação Sustentável" (#16/2551-0000 488-9) project, from FAPERGS and CNPq, PRONEX program 12/2014.

DISCLAIMER

This abstract describes the article entitled "Otimização de Aplicações Paralelas em Aceleradores Vetoriais NEC SX-Aurora", from the same authors, that has been submitted in August 2020 to the XXI Simpósio em Sistemas Computacionais de Alto Desempenho (WSCAD 2020).