

EMICRO/SIM 2013  
XV Escola de Microeletrônica Sul / 28º Simpósio Sul de Microeletrônica  
Porto Alegre, 29 de abril a 3 de maio de 2013


# Síntese Lógica

André Reis

Organização: UFRGS, SB, CAS, SBC, IEEE, FAPERGS, CNPq, CEITEC S.R.

Promoção: Apoio: tt

## Outline



SIM/EMICRO 2013  
Porto Alegre, Brasil - Abril/2013

2/49

## O que é síntese lógica

- É uma das etapas de síntese de circuitos integrados
- Na qual tabelas-verdade são transformadas em instâncias de primitivas lógicas




SIM/EMICRO 2013  
Porto Alegre, Brasil - Abril/2013

3/49

## O que entra?

- A entrada da síntese lógica é tipicamente uma descrição RTL
- RTL=Register Transfer Level



```


graph LR
    Registrador[Registrador] --> CircuitoCombinacional[Circuito Combinacional]
    CircuitoCombinacional --> Registrador
  
```

SIM/EMICRO 2013  
Porto Alegre, Brasil - Abril/2013

4/49


## O que sai?

- Uma rede de primitivas lógicas interconectadas



## O que entra e o que sai?

- Entra tabela verdade
- Sai rede de portas lógicas




## O que acontece no meio?

- Muita coisa
  - Síntese de SOP
  - Fatoração
  - Decomposição funcional
  - Cortes em AIGs
  - Reescrita de AIGs
  - Cobertura de AIGs
  - Mapeamento tecnológico
  - Matching
  - Síntese lógica dentro de células

## O que se aprende?

- Método de Quine-McCluskey



## O que se aprende?

- o Fatoração algébrica

$$ac+bc+!abd$$

$$\text{Fatora c: } c(a+b)+!abd$$

$$\text{Fatora b: } ac+b(c+!ad)$$

## Fatoração - 1



1-lit



2-lit



3-lit




4-lit



5-lit

## Fatoração - 2



1-lit

2-lit



3-lit




4-lit



5-lit

## Fatoração - 3



1-lit

2-lit

3-lit




4-lit



5-lit


### Fatoração - 4



SIM/EMICRO 2013  
Porto Alegre, Brasil - Abril/2013

13/49


### Fatoração - 5



SIM/EMICRO 2013  
Porto Alegre, Brasil - Abril/2013

14/49


### Fatoração - 6



SIM/EMICRO 2013  
Porto Alegre, Brasil - Abril/2013

15/49

### Fatoração - 7



SIM/EMICRO 2013  
Porto Alegre, Brasil - Abril/2013

16/49


## Fatoração

$$f = (a+b)(c+!a*d)$$


$f(a=1) = c$   
 $f(a=0) = b*(c+d)$   
 $f(b=1) = c+!a*d$   
 $f(b=0) = a*c$   
 $f(c=1) = a+b$   
 $f(c=0) = b*!a*d$   
 $f(d=1) = (a+b)*(c+!a)$   
 $f(d=0) = (a+b)*c$

$f(a=0, b=1) = c+d$   
 $f(a=0, c=1) = b$   
 $f(a=0, c=0) = b*d$   
 $f(a=0, d=0) = b*c$   
 $f(b=1, c=0) = !a*d$   
 $f(b=0, c=1) = a$   
 $f(b=1, d=1) = c+!a$   
 $f(c=0, d=1) = b*!a$   
 $f(a=0, b=1, c=0) = d$   
 $f(b=1, c=0, d=1) = !a$


## Fatoração – se1




## Fatoração – se2




## Fatoração – se3




## Fatoração – se4



## Fatoração – se5




## Fatoração




## Composição Funcional

- Princípio aplicado a diferentes objetivos
- Neste caso, computo do MDC – Cadeia de decisão mínima



## Composição Funcional

- Princípio aplicado a diferentes objetivos
- Neste caso, computo da SOP mínima



## Composição Funcional

- Ordenamentos diferentes para SOP e MDC

### • For MDC:

$$f = \bar{a} \cdot \bar{b} \cdot \bar{d} + \bar{a} \cdot b \cdot \bar{c} + a \cdot \bar{d} \cdot \bar{e} + a \cdot c \cdot d + a \cdot \bar{d} \cdot e + a \cdot b \cdot c \quad 3$$


$$f = \bar{a} \cdot \bar{b} \cdot \bar{d} + \bar{a} \cdot b \cdot \bar{c} + a \cdot \bar{d} \cdot \bar{e} + a \cdot c \cdot d + b \cdot c \cdot \bar{d} \cdot e \quad 4$$

### • For SOP


$$f = \bar{a} \cdot \bar{b} \cdot \bar{d} + \bar{a} \cdot b \cdot \bar{c} + a \cdot \bar{d} \cdot \bar{e} + a \cdot c \cdot d + b \cdot c \cdot \bar{d} \cdot e \quad 16$$

$$f = \bar{a} \cdot \bar{b} \cdot \bar{d} + \bar{a} \cdot b \cdot \bar{c} + a \cdot \bar{d} \cdot \bar{e} + a \cdot c \cdot d + a \cdot \bar{d} \cdot e + a \cdot b \cdot c \quad 18$$

## Decomposição disjunta




## Decomposição disjunta




## Decomposição disjunta

Minimized Expression  
 $(A'B'C'D) + (A'B'C'D) + (A'B'C'D) + (A'B'C'D) + (A'B'C'D) + (A'B'C'D) + (A'B'C'D) + (A'B'C'D)$




## Cortes em AIGs


- Fazer cortes K




## Cortes em AIGs



## Cortes em AIGs




## Cortes em AIGs




## Reescrita de AIGs


- Reescrever pequenas partes de um AIG
- Trocar por algo que se adapte melhor a otimização desejada




## Reescrita de AIGs



## Reescrita de AIGs




## Reescrita de AIGs



SIM/EMICRO 2013  
Porto Alegre, Brasil - Abril/2013

37/49


## Reescrita de AIGs



SIM/EMICRO 2013  
Porto Alegre, Brasil - Abril/2013

38/49


## Reescrita de AIGs



SIM/EMICRO 2013  
Porto Alegre, Brasil - Abril/2013

39/49


## Reescrita de AIGs



SIM/EMICRO 2013  
Porto Alegre, Brasil - Abril/2013


40/49

## Reescrita de AIGs




41/49

## Cobertura de AIGs




42/49

## Mapeamento tecnológico



43/49


## Matching



44/49

## Matching

- o  $!(i4 * i5 * i10 * i8)$  equivalente a célula  $a + b + c + d$
- o Sob o assinalamento
  - o  $i4 \leftrightarrow a$
  - o  $i5 \leftrightarrow b$
  - o  $i10 \leftrightarrow d$
  - o  $i8 \leftrightarrow c$



**É função da etapa de matching identificar esta equivalência**

## Síntese Lógica dentro de células

- o Síntese lógica pode ser multi-objetivo
- o Dentro das células conta o número de transistores em série e em paralelo

| Eq# | Equation                                                                                    | L  | S | P |
|-----|---------------------------------------------------------------------------------------------|----|---|---|
| (3) | $f = b \cdot (\bar{d} + c) + (\bar{a} + d + c) \cdot (a + \bar{b} \cdot \bar{c})$           | 9  | 3 | 5 |
| (4) | $f = c \cdot (b + a) + \bar{c} \cdot (\bar{a} \cdot \bar{d} + (d + b) \cdot (\bar{b} + a))$ | 10 | 3 | 5 |
| (5) | $f = (\bar{c} + b + a) \cdot (c + \bar{a} \cdot \bar{d} + (d + b) \cdot (\bar{b} + a))$     | 10 | 3 | 4 |
| (6) | $f = b \cdot (\bar{d} + c + a) + \bar{b} \cdot (\bar{c} + a) \cdot (\bar{a} + d + c)$       | 10 | 3 | 6 |

## Uma ferramenta mínima

- o AIG
- o Cortes
- o Reescrita dos cortes

## Conclusão

- o Síntese lógica é uma área vasta
- o Ficamos sem falar de coisas importantes
  - o BDDs – Diagramas de Decisão Binária
  - o Representação de funções com inteiros