


Tecnologia CMOS

Henri Boudinov, IF_UFRGS


EMICRO-RS 29/04/2013

History Proceeds along Ages



Tecnologias de informação

- Printing press (1456) – number of books jumped from 10,000 to 10 million in 50 yrs.
- Telegraph (1844)
- Radio (1895)
- Television (1936)
- Computers (1950s)
- Internet (1970s)
 - Huge extrasomatic storage: Well above brain storage




- Após ano 1945 aconteceu muito mais revolução tecnológica, do que revolução científica
- A informática só explodiu por causa da **tecnologia de silício**

Design in the Late Silicon Age



1950's


Pre-silicon



70's

Early-Silicon

The Custom Era




Silicon


Silicon

The ASIC Age

Late 2010's



Post-silicon



Late 90's

Late-Silicon

??

Definição da Informática


- Processamento de informação
- Armazenamento de informação
- Transmissão de informação

Características do Si

- Óxido nativo resistente
- Interface SiO_2/Si com poucos estados
- Resistência mecânica
- Abundância na crosta terrestre

Composição da Crosta terrestre

Óxidos	Percentagem
SiO ₂	59.71
Al ₂ O ₃	15.41
CaO	4.90
MgO	4.36
Na ₂ O	3.55
FeO	3.52
K ₂ O	2.80
Fe ₂ O ₃	2.63
H ₂ O	1.52
TiO ₂	0.60
P ₂ O ₅	0.22
Total	99.22





MOSFET







Figure 13.2 Perspective view, cross-section, and symbol of an N-channel MOSFET (NMOS).

Junção p-n



Junção p-n polarizada





Capacitor MOS

Estrutura MOS ideal




Figure 12.2 Energy level diagrams for aluminum, silicon dioxide, and P-silicon.








Figure 12.3 Energy level diagram after contact.

p - TYPE

n - TYPE



Surface Space-Charge Region










Fig. 5 Variation of space-charge density in the semiconductor as a function of the surface potential ψ_s for a p -type silicon with $N_A = 4 \times 10^{15} \text{ cm}^{-3}$ at room temperature; ψ_B is the potential difference between the Fermi level and the intrinsic level of the bulk semiconductor. (After Garrett and Brattain, Ref. 13.)

Cargas, campo e potencial






Figura A.7 - Cargas no Silício Termicamente Oxidado [10].

- Presença no óxido ou na interface óxido/semicondutor diminui a integridade do filme isolante e aumenta a instabilidade do comportamento dos dispositivos MOS, gera ruídos, aumenta as correntes de fuga das junções e da superfície, diminui a tensão de ruptura dielétrica, altera o potencial de superfície ψ_s , afeta a tensão de limiar V_t .
- Níveis aceitáveis de densidade de carga efetiva no óxido em circuitos ULSI são da ordem de 10^{10} cm^{-2} .

Q_m - CARGAS MÓVEIS (+ ou -) $\longrightarrow 10^{10}$ a 10^{12} cm^{-2}

- íons dos metais alcalinos Na^+ , K^+ e Li^+ e íons H^+ e H_3O^+ .

INCORPORAÇÃO $\longrightarrow$ ETAPAS DE PROCESSO EM AMBIENTES COM ESTES CONTAMINANTES

CARACTERÍSTICA $\longrightarrow$ MOBILIDADE SOB AÇÃO DO CAMPO ELÉTRICO

Q_{ot} - CARGAS CAPTURADAS NO ÓXIDO (+ ou -) $\longrightarrow 10^9$ a 10^{13} cm^{-2}

DEFEITOS NA ESTRUTURA DO ÓXIDO

INCORPORAÇÃO $\longrightarrow$ ETAPAS DE PROCESSO COM RADIAÇÃO IONIZANTE

CARACTERÍSTICA $\longrightarrow$ ELÉTRONS E LACUNAS CAPTURADOS EM POÇOS DE POTENCIAIS (DEFEITOS NA ESTRUTURA)

Q_f - CARGAS FIXAS NO ÓXIDO (+) $\rightarrow 10^{10}$ a 10^{12} cm^{-2}

INCORPORAÇÃO $\rightarrow$ IONIZAÇÃO DO ÁTOMO DE **O** $\rightarrow$ **SiO_x**
LIGADO A UM SÓ TETRAEDRO

CARACTERÍSTICA $\rightarrow$ DEPENDE DA ORIENTAÇÃO CRISTALINA
 $Q_f(100) < Q_f(111)$

ESTADOS LENTOS: SOB AÇÃO DO CAMPO ELÉTRICO
RESPONDEM MUITO LENTAMENTE

Q_{it} - CARGAS CAPTURADAS NA INTERFACE $\rightarrow 10^{10} \text{ eV}^{-1} \text{ cm}^{-2}$

INCORPORAÇÃO $\rightarrow$


- DEFORMAÇÃO ABRUPTA DA ESTRUTURA DO Si
- LIGAÇÃO INSATURADA
- IMPUREZAS METÁLICAS

CARACTERÍSTICA $\rightarrow$ APARECIMENTO DE ESTADOS QUÂNTICOS
NA BANDA PROIBIDA

ESTADOS RÁPIDOS: TEMPO DE RESPOSTA DE μs
SOB AÇÃO DO CAMPO ELÉTRICO


TRATAMENTO DAS CARGAS

Q_m




- LIMPEZA DOS TUBOS COM Cl
- OXIDAÇÃO COM Cl
- LIMPEZA DE LÂMINAS

Q_{ot}




- TRATAMENTO TÉRMICO A 450°C
EM FORMING-GAS (N₂ E H₂)

Q_f



- TRATAMENTO TÉRMICO EM
ALTA TEMPERATURA EM N₂

Q_{it}



- TRATAMENTO TÉRMICO A 450°C
EM FORMING-GAS (N₂ E H₂)

Processos de fabricação de dispositivos na tecnologia planar do silício

Crescimento epitaxial

Difusão

Oxidação térmica


Implantação iônica

Recozimento


Foto litografia

Deposição de filmes

Ataques úmidos e por plasma, limpezas






(a)




NMOS

CMOS







bipolar




(a)




(b)




(c)



(d)




(e)



(f)

Top Views


Buried-layer mask




Isolation mask



Base mask



Emitter mask



bipolar




Figure 16-4 Cross-sectional views of an inverter structure after well drive.




Figure 16-5 The minimum well depth must be chosen so as to prevent punchthrough from the reverse biased source/well and source/substrate junctions.




Figure 16-6 The field implant mask is the inverse of the well, but the features are bloated to account for lateral diffusion.




Figure 16-7 Top and cross-sectional views of a CMOS inverter after field oxidation.




Figure 16-9 Top and cross-sectional views of a CMOS inverter after PSG deposition and reflow and metallization




Figure 16-10 Top and cross-sectional views of a completed CMOS inverter fabricated with a simple 3 μm process.





Fig. 9.15 Twin-well CMOS structure at several stages of the process. (a) n -well ion implant; (b) p -well implant; (c) nonselective p^+ source/drain implant; (d) selective n^+ source/drain implant using photoresist mask; (e) final structure. Copyright 1980 IEEE. Reprinted with permission from ref. [10].



Semiconductor Manufacturing Processes


Semiconductor Manufacturing Processes

- Design
- Wafer Preparation
- Front-end Processes
- Photolithography
- Etch
- Cleaning
- Thin Films
- Ion Implantation
- Planarization
- Test and Assembly




Design


- Establish Design Rules
- Circuit Element Design
- Interconnect Routing
- Device Simulation
- Pattern Preparation



Pattern Preparation




Reticle



Wafer Preparation

- Polysilicon Refining
- Crystal Pulling
- Wafer Slicing & Polishing
- Epitaxial Silicon Deposition



Polysilicon Refining

Chemical Reactions

Silicon Refining: $\text{SiO}_2 + 2 \text{C} \rightarrow \text{Si} + 2 \text{CO}$

Silicon Purification: $\text{Si} + 3 \text{HCl} \rightarrow \text{HSiCl}_3 + \text{H}_2$

Silicon Deposition: $\text{HSiCl}_3 + \text{H}_2 \rightarrow \text{Si} + 3 \text{HCl}$

Reactants



Silicon Intermediates



Crystal Pulling

Process Conditions

Flow Rate: 20 to 50 liters/min

Time: 18 to 24 hours

Temperature: >1,300 degrees C


Pressure: 20 Torr

Materials

Polysilicon Nodules *



Ar *

H₂



* High proportion of the total product use


Wafer Slicing & Polishing



The silicon ingot is grown and individual wafers are sliced.

The silicon ingot is sliced into individual wafers, polished, and cleaned.

Epitaxial Silicon Deposition



Chemical Reactions

Silicon Deposition: $\text{HSiCl}_3 + \text{H}_2 \rightarrow \text{Si} + 3 \text{HCl}$

Process Conditions

Flow Rates: 5 to 50 liters/min

Temperature: 900 to 1,100 degrees C.

Pressure: 100 Torr to Atmospheric

Silicon Sources

SiH_4

H_2SiCl_2

HSiCl_3 *

SiCl_4 *

Dopants

AsH_3

B_2H_6

PH_3

Etchant


HCl

Carriers

Ar

H_2 *


N_2




* High proportion of the total product use

Front-End Processes

- Thermal Oxidation
- Silicon Nitride Deposition
 - Low Pressure Chemical Vapor Deposition (LPCVD)
- Polysilicon Deposition
 - Low Pressure Chemical Vapor Deposition (LPCVD)
- Annealing



Front-End Processes



Chemical Reactions

Thermal Oxidation: $\text{Si} + \text{O}_2 \rightarrow \text{SiO}_2$

Nitride Deposition: $3 \text{SiH}_4 + 4 \text{NH}_3 \rightarrow \text{Si}_3\text{N}_4 + 12 \text{H}_2$

Polysilicon Deposition: $\text{SiH}_4 \rightarrow \text{Si} + 2 \text{H}_2$

Process Conditions (Silicon Nitride LPCVD)

Flow Rates: 10 - 300 sccm


Temperature: 600 degrees C.

Pressure: 100 mTorr

Oxidation	Polysilicon	Nitride	Annealing
-----------	-------------	---------	-----------

Ar	H ₂	NH ₃ *	Ar
N ₂	N ₂	H ₂ SiCl ₂ *	He
H ₂ O	SiH ₄ *	N ₂	H ₂
Cl ₂	AsH ₃	SiH ₄ *	N ₂
H ₂	B ₂ H ₆	SiCl ₄	
HCl *	PH ₃		
O ₂ *			
Dichloroethene *			


Vertical LPCVD Furnace




* High proportion of the total product use

Photolithography

- Photoresist Coating Processes
- Exposure Processes



Photoresist Coating Processes



Photoresists

Negative Photoresist *

Positive Photoresist *

Other Ancillary Materials (Liquids)

Edge Bead Removers *

Anti-Reflective Coatings *

Adhesion Promoters/Primers (HMDS) *

Rinsers/Thinners/Corrosion Inhibitors *

Contrast Enhancement Materials *

Developers


TMAH *

Specialty Developers *


Inert Gases

Ar

N₂



Exposure Processes




Expose

Kr + F₂ (gas) *


Inert Gases

N₂





Ion Implantation

- Well Implants
- Channel Implants
- Source/Drain Implants



Ion Implantation



Process Conditions

Flow Rate: 5 sccm

Pressure: 10^{-5} Torr

Accelerating Voltage: 5 to 200 keV

Gases


Ar
AsH₃
B¹¹F₃ *
He
N₂
PH₃
SiH₄
SiF₄
GeH₄

Solids

Ga
In
Sb

Liquids


Al(CH₃)₃





* High proportion of the total product use

Etch

- Conductor Etch
 - Poly Etch and Silicon Trench Etch
 - Metal Etch
- Dielectric Etch



Conductor Etch



Chemical Reactions

Silicon Etch: $\text{Si} + 4 \text{HBr} \rightarrow \text{SiBr}_4 + 2 \text{H}_2$

Aluminum Etch: $\text{Al} + 2 \text{Cl}_2 \rightarrow \text{AlCl}_3$

Process Conditions

Flow Rates: 100 to 300 sccm

Pressure: 10 to 500 mTorr

RF Power: 50 to 100 Watts

Polysilicon Etches

HBr *

C_2F_6

SF_6 *

NF_3 *

O_2

Aluminum Etches

BCl_3 *


Cl_2

Diluents

Ar



He

N_2




* High proportion of the total product use

Dielectric Etch



Chemical Reactions



Process Conditions

Flow Rates: 10 to 300 sccm

Pressure: 5 to 10 mTorr

RF Power: 100 to 200 Watts


Plasma Dielectric Etches

CHF_3 *
 CF_4
 C_2F_6
 C_3F_8
 CO *

CO_2
 O_2
 SF_6
 SiF_4

Diluents


Ar
 He
 N₂





* High proportion of the total product use

Cleaning

- Critical Cleaning
- Photoresist Strips
- Pre-Deposition Cleans



Critical Cleaning



Process Conditions

Temperature: Piranha Strip is 180 degrees C.

1 Organics

$\text{H}_2\text{SO}_4 +$
 H_2O_2
 $\text{H}_2\text{O Rinse}$

2 Oxides

$\text{HF} +$
 H_2O
 $\text{H}_2\text{O Rinse}$

3 Particles

$\text{NH}_4\text{OH} +$
 $\text{H}_2\text{O}_2 + \text{H}_2\text{O}$
 $\text{H}_2\text{O Rinse}$

4 Metals

$\text{HCl} +$
 $\text{H}_2\text{O}_2 + \text{H}_2\text{O}$
 $\text{H}_2\text{O Rinse}$

5 Dry

H_2O or $\text{IPA} +$
 N_2

RCA Clean

SC1 Clean ($\text{H}_2\text{O} + \text{NH}_4\text{OH} + \text{H}_2\text{O}_2$) *

* SC2 Clean ($\text{H}_2\text{O} + \text{HCl} + \text{H}_2\text{O}_2$) *

Piranha Strip

* $\text{H}_2\text{SO}_4 + \text{H}_2\text{O}_2$ *

Nitride Strip

H_3PO_4 *

Oxide Strip

$\text{HF} + \text{H}_2\text{O}$ *

Dry Strip

N_2O

O_2

$\text{CF}_4 + \text{O}_2$

O_3

Solvent Cleans

NMP

Proprietary Amines (liquid)

Dry Cleans


HF

O_2 Plasma


Alcohol + O_3

Thin Films


- Chemical Vapor Deposition (CVD) Dielectric
- CVD Tungsten
- Physical Vapor Deposition (PVD)
- Chamber Cleaning



Chemical Vapor Deposition (CVD) Dielectric



Chemical Reactions



Process Conditions (ILD)

Flow Rate: 100 to 300 sccm

Pressure: 50 Torr to Atmospheric


CVD Dielectric

O_2

O_3


TEOS *

TMP *




* High proportion of the total product use

Chemical Vapor Deposition (CVD) Tungsten



Chemical Reactions



Process Conditions

Flow Rate: 100 to 300 sccm

Pressure: 100 mTorr

Temperature: 400 degrees C.


CVD Dielectric

WF_6 *

Ar


H_2

N_2



* High proportion of the total product use

Physical Vapor Deposition (PVD)



Process Conditions

Pressure: < 5 mTorr

Temperature: 200 degrees C.

RF Power:

Barrier Metals



SiH₄

Ar

N₂

N₂


Ti PVD Targets *




* High proportion of the total product use

Planarization

- Oxide Planarization
- Metal Planarization



Chemical Mechanical Planarization (CMP)



Process Conditions (Oxide)

Flow: 250 to 1000 ml/min

Particle Size: 100 to 250 nm

Concentration: 10 to 15%, 10.5 to 11.3 pH

Process Conditions (Metal)

Flow: 50 to 100 ml/min

Particle Size: 180 to 280 nm

Concentration: 3 to 7%, 4.1 - 4.4 pH

Backing (Carrier) Film CMP (Oxide)

Polyurethane

Pad

Polyurethane

Pad Conditioner

Abrasive

Silica Slurry *

KOH *



NH₄OH

H₂O

CMP (Metal)

Alumina *


FeNO₃




* High proportion of the total product use.

Test and Assembly


- Electrical Test Probe
- Die Cut and Assembly
- Die Attach and Wire Bonding
- Final Test



Electrical Test Probe




Defective IC




**Individual integrated circuits
are tested to distinguish good
die from bad ones.**

Die Cut and Assembly

**Good chips are attached
to a lead frame package.**




Die Attach and Wire Bonding



Final Test

Chips are electrically tested under varying environmental conditions.



Obrigado