



Federal University of Pelotas – UFPel
Group of Architectures and Integrated Circuits
PET Computing
Pelotas – Brasil

Design of an 8 Points 1-D IDCT of the Emerging HEVC Video Coding Standard

Ruhan Conceição, **J. Cláudio de Souza Jr.**, Ricardo G. Jeske, Luciano Agostini, Júlio C. B. Mattos
{radconceicao;jcdsouza;rgjeske;agostini;julius}@inf.ufpel.edu.br




Introduction




Introduction

□ Video Coding



IDCT 2-D

- Process to perform IDCT 2-D



IDCT 1-D

- ❑ Process to perform IDCT 1-D
 - 1º stage: Multiplications
 - 2º stage: Butterfly Operations
 - 3º stage: Rounding


8 Points 1-D IDCT

- ❑ **Designed Architecture (1º stage):**
 - Multiplication with sums and shifters:

Constant	Sums and Shifts
89	$X \ll 6 + X \ll 4 + X \ll 3 + X$
75	$X \ll 6 + X \ll 3 + X \ll 1 + X$
50	$X \ll 5 + X \ll 4 + X \ll 1$
18	$X \ll 4 + X \ll 1$
83	$X \ll 6 + X \ll 4 + X \ll 1 + X$
36	$X \ll 5 + X \ll 2$
64	$X \ll 6$

8 Points 1-D IDCT

□ Designed Architecture (2° and 3° stages):



Results

- ❑ The architecture was described in VHDL and synthesized to the 5SGXMABN3F45I4 Altera Stratix 5 FPGA device using Quartus II 12.1 64-Bits tool

Frequency (MHz)	ALMs	Registers
124.95	591	256

Related Work

- ❑ Related work that presents a hardware design for IDCT 8×8^2

Features	Developed	Martuza FPGA	Martuza CMOS
Frequency (MHz)	124.95	-	211.4
Samples per Clock Cycle	8	1	1
Gate Count	-	-	12.3K
LUTs	-	706	-
ALMs	591	-	-
Frames per Second (4:2:0) QFHD	77	-	16

2 – M. Martuza, et al. "A cost effective implementation of 8×8 transform of HEVC from H.264/AVC" in Electrical & Computer Engineering (CCECE), 2012 25th IEEE Canadian Conference on, Montreal, Quebec, pp 1-4.

Conclusions

- ❑ This work presented the 8 Points 1-D IDCT.
- ❑ Synthesis results showed that this work is capable to process more than 30 QFHD frames per second, reaching established goals.

Future Works

- ❑ All inverse transform sizes stipulated by HEVC
- ❑ Implement a multi-size architecture which is capable to process all sizes of IDCT



Federal University of Pelotas – UFPel
Group of Architectures and Integrated Circuits
PET Computing
Pelotas – Brasil

Design of an 8 Points 1-D IDCT of the Emerging HEVC Video Coding Standard

Thank You! Questions?

J. Cláudio de Souza Jr.
jcdsouza@inf.ufpel.edu.br

