


Performance and Power Consumption Analysis of Full Adders Designed in 32nm Technology



Fábio G. R. G. da Silva, Cristina Meinhardt , Paulo F. Butzen

1. Introduction
2. Objective
3. Methodology
4. Results
5. Conclusion
6. Future Works


Full adders are largely used in computational systems.




The full adder is a digital circuit which implement the function of sum of one bit.




In processing of instructions of computational systems, the sum is among the micro-operations more frequently realized.



Von Neumann Architecture




The full adder truth table is:




Von Neumann Architecture

Full Adder




A	B	Cin	Sum	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

The main objective of this work is **evaluate and compare** different proposals of **full adders**, each with its advantages for use in accordance to project constraints: **performance, area and power consumption**.




- Two groups of full adders gates:
 - Six classical architectures
 - 3-blocks strategy
- Characterization through electrical simulations:
 - NGSpice¹
 - Used values:
 - Technology = 32nm*
 - Nominal voltage = 0,9V
 - Capacitance output = 1fF
 - In slope = 0,01ns
 - Transistors sizing = 100nm




¹ NGSpice. Available at: <http://ngspice.sourceforge.net/>

* W. Zhao, Y. Cao, "New generation of Predictive Technology Model for sub-45nm early design exploration" IEEE Transactions on Electron Devices, vol. 53, no. 11, pp. 2816-2823, November 2006


Six Classical Architectures




CMOS




CPL




HYBRID



TFA



TGA



14T

3-Blocks Strategy



Objective: create different adders through of link 3 different starting blocks¹.

$$\text{Sum} = (A \oplus B) \oplus \text{Cin}$$

$$\text{Cout} = A.B + \text{Cin}.(A \oplus B)$$

– Block 1

$$H = A \oplus B$$


– Block 2

$$\text{Sum} = H \oplus \text{Cin}$$

– Block 3

$$\text{Cout} = A.H' + \text{Cin}.H$$

$$\text{Cout} = [A*(B+\text{Cin})] + (B*\text{Cin})$$




¹ V. Moalemi and A. Afzali-Kusha, *Subthreshold 1-Bit Full Adder Cells in sub-100nm Technologies*, IEEE Computer Society Annual Symposium on VLSI (ISVLSI'07)(2007).


3-Blocks Strategy - Block1 Designs




- $H = A \oplus B$



A



B







C


3-Blocks Strategy – Block2 Designs



- $\text{Sum} = H \oplus \text{Cin}$




3-Blocks Strategy – Block3 Designs



1

$$C_{out} = A.H' + C_{in}.H$$



2

$$C_{out} = [A*(B+C_{in})] + (B*C_{in})$$

Doing all these combinations is possible to generate 24 different adders, which are named according to the initials of the blocks.


For example:

‘A’ of block1 + ‘C’ of block2 + ‘1’ of block3 = ‘AC1’


Results

Delay Average


Delay Average (ps)




Delay Average (ps)




Delay Average (ps)




Delay Average (ps)



Delay Average (ps)




Delay Average (ps)




Power Consumption


Power Consumption (uW)




Power Consumption (uW)




Power Consumption (uW)




Power Consumption (uW)



Power Consumption (uW)




Power Consumption (uW)




Power Delay Product


Power Delay Product (aJ)




Power Delay Product (aJ)




Power Delay Product (aJ)




Power Delay Product (aJ)



Power Delay Product (aJ)



Power Delay Product (aJ)



The results show that the traditional approaches (CMOS and CPL) present worst performance when compared to composing solutions.

- The highlights were the following architectures:
 - Average **delay**: CB1 and CD1
 - **Power** consumptions: CD1
 - Power delay product (**PDP**): CB1, CD1 and AD1

- To provide a more complete analysis, next steps include:
 - Perform transistor sizing
 - Explore other circuits in 3 blocks strategy
 - Compute static power
 - Evaluate area (layout)

Performance and Power Consumption Analysis of Full Adders Designed in 32nm Technology

Thanks to all!