



ASCEND: A STANDARD CELL LIBRARY FOR SEMI-CUSTOM ASYNCHRONOUS DESIGN

Matheus Moreira, **Carlos Oliveira**, Ney Calazans

matheus.moreira@acad.pucrs.br,
carlos.oliveira.004@acad.pucrs.br, ney.calazans@pucrs.br

Contents



2


- Introduction
- Asynchronous Circuits
- The ASCEnD Flow and Library
- Conclusions and Future Work

Introduction



3

- Evolution of technologies used to fabricate ICs
 - SoCs, VLSI circuits
 - Limitations of the synchronous paradigm
- Asynchronous circuits
 - Possible solution
 - ITRS
 - Not recent paradigm
 - Limited research, limited quality





Asynchronous Circuits



4

- No clock signal to control sequencing of events
- Synchronization, communication and operation employ handshaking
 - ▣ Registers clocked only **when** and **where** needed!!



Asynchronous Circuits




5

□ The C-element

- Fundamental in async.
- Event synchronization

$$Q = (A * B) + (A * Q) + (B * Q)$$



A	B	Q_i
0	0	0
0	1	Q_{i-1}
1	0	Q_{i-1}
1	1	1

Asynchronous Circuits



6

□ Delay-Insensitive Minterm Synthesis (DIMS)


- Semi-custom Design
- C-Elements and OR gates

□ MUTEXs

- Mutual Exclusion Elements
- Electric race

$$Aa = \overline{Rb} \wedge Ra$$

$$Ab = \overline{Ra} \wedge Rb$$



Asynchronous Circuits



7

Null Convention Logic (NCL)

- ▣ Theseus Logic, Inc.
- ▣ Low power, high speed, high density, fault tolerance
- ▣ Semi-custom Design



NCL Gates

- ▣ Threshold Function with positive weights + hysteresis

▣ m-of-n for logical 1s

▣ n-of-n for logical 0s

▣ 2-of-3




A	B	C	Q_i
0	0	0	0
0	0	1	Q_{i-1}
0	1	0	Q_{i-1}
0	1	1	1
1	0	0	Q_{i-1}
1	0	1	1
1	1	0	1
1	1	1	1

The ASCEnD Flow and Library



8

□ ASCEnD Flow → Used for generating over 500 C-Elements (SoCC'11)




The ASCEnD Flow and Library



9

ASCEnD-ST65

- STMicroelectronics
65nm CMOS
- C-Elements
- Metastability Filters
X1, X2, X3 and X4
- 14 NCL Primitives
(X1, X2, X3 and X4)



Conclusions and Future Work



10

- Vertical Integration of ASCEnD Flow with CMOS Technologies
- Parameterizable Design Flow
- Future
 - ▣ ASCEnD-IBM130
 - Integrated with ARM/ARTISAN Libraries
 - Compatible with MOSIS
 - ▣ Development of new tools

EMICRO/SIM 2013

XV Escola de Microeletrônica Sul / 28º Simpósio Sul de Microeletrônica
Porto Alegre, 29 de abril a 3 de maio de 2013



THANK YOU!

QUESTIONS?