

A Tool to Evaluate Stuck-Open Faults in CMOS Logic Gates

Alexandra L. Zimpeck, Cristina Meinhardt e Paulo F. Butzen

- Introduction
- Motivation
- Stuck-Open Faults
- Stuck-Open Faults in Nanometer Technologies
- Tool Development
- Conclusions and Future Works

- The technology scaling causes several undesired effects:
 - Leakage;
 - Variability;
 - Reliability–Aging;
 - Increase the number of possible faults.

Stuck-On

Stuck-Open

Transients

Stuck-At

Bridging

- The technology scaling causes several undesired effects:
 - Leakage;
 - Variability;
 - Reliability–Aging;
 - Increase the number of possible faults.

Stuck-On


Stuck-Open

Transients

Stuck-At


Bridging

NOR2 Logic Gate




A	B	OUT
0	0	1
0	1	0
1	0	0
1	1	0

NOR2 Logic Gate



A	B	OUT
0	0	1
0	1	Z
1	0	0
1	1	0

NOR2 Logic Gate



A	B	OUT
0	0	1
0	1	Z
1	0	
1	1	



The output signal floats in a high impedance state.

- For example, considering the pair of vectors below:

- AB = 00: Previous State

Expected Result: **1**

Obtained Result: **1**

- AB = 01: Next State



Expected Result: **0**

Obtained Result: **1**





Voltage of the previous
state

The structure used for analysis of logic gates in presence of faults.





Expected result with test application of technology of 45nm .

The structure used for analysis of logic gates in presence of faults.



Obtained result with SOF in technologies of 45nm.


The structure used for analysis of logic gates in presence of faults.



Obtained result with SOF in technologies of 16nm and 45nm.

High leakage currents influence greatly behavior of SOFs!

Holding Time




Holding time $(VDD - |V_{tp}|)^1$

45nm = 200ns

16nm = 30ns

¹ R. Gomez, V. Champac, C. Hawkins and J. Segura, *A Modern Look at the CMOS Stuck-Open Fault*, IEEE, 2009.

Holding Time x Technology




High Frequency

16nm: 1 fault

45nm: 1 fault

Holding Time x Technology




Medium Frequency

16nm: 0 fault

45nm: 1 fault

Holding Time x Technology



Low Frequency

16nm: 0 fault

45nm: 0 fault


- The use of tools that assist the project of integrated circuits are relevant due to the high design complexity.
 - Even more important in nanometer technologies due to emergent challenges
- This work presents a tool that analyzes the circuit behavior in the presence of SOFs and the interaction with leakage currents, also allows to evaluate the holding time parameter.

- User Interface

- **Input Parameters**

- Fields generated by the program

by



Fault Simulator

File Help

Number of Inputs: 2

Simulation of Fault: Stuck-Open

Number of Outputs: 1

Value VDD: 1

Number of random values: 0

Circuit Description:

```
.subckt Ex a b OUT
MP1 VDD a OUT VDD PMOS w=100n l=32n
MP2 VDD b OUT VDD PMOS w=100n l=32n
MN1 OUT a R1 GND NMOS w=100n l=32n
MN2 R1 b GND GND NMOS w=100n l=32n
.ends Ex
```

Technology: ptm_32n_hp.tech

Expected Result:

a	b	OUT
0	0	1
0	1	1
1	0	1
1	1	0

Test Vectors:

0 1	->	1 1
1 0	->	0 0
1 0	->	0 1
1 0	->	1 1
1 1	->	0 0
1 1	->	0 1
1 1	->	1 0

Obtained Result:

Number of Vectors Tested: 12

Number of Vector Failed: 2

Status: Saved data and validated with success!

What transistor want to simulate the fault?


☐ MP1 ☐ MP2 ☐ MN1 ☒ MN2

Simulate **Clear All**

- User Interface

- Input Parameters

- Fields generated by the program



The screenshot shows the Fault Simulator application window. It includes a menu bar (File, Help), a title bar (Fault Simulator), and several input fields and output displays. Blue arrows point from the text 'Fields generated by the program' to the 'Expected Result', 'Test Vectors', and 'Obtained Result' sections.

Fault Simulator

File Help

Number of Inputs: 2
Simulation of Fault: Stuck-Open
Number of Outputs: 1
Value VDD: 1
Number of random values: 0

Expected Result:

a	b	OUT
0	0	1
0	1	1
1	0	1
1	1	0

Test Vectors:

0	1	->	1	1
1	0	->	0	0
1	0	->	0	1
1	0	->	1	1
1	1	->	0	0
1	1	->	0	1
1	1	->	1	0

Circuit Description:

```
.subckt Ex a b OUT
MP1 VDD a OUT VDD PMOS w=100n l=32n
MP2 VDD b OUT VDD PMOS w=100n l=32n
MN1 OUT a R1 GND NMOS w=100n l=32n
MN2 R1 b GND GND NMOS w=100n l=32n
ends Ex
```

Technology: ptm_32n_hp.tech

Obtained Result:

Number of Vectors Tested: 12
Number of Vector Failed: 2


Add Circuit Description Data Validation


Status: Saved data and validated with success!


What transistor want to simulate the fault?


☐ MP1 ☐ MP2 ☐ MN1 ☒ MN2


Simulate Clear All














- With the aid of this tool, it is possible to determine the coverage fault of some circuits;
- This tool can be also used to assist the impact evaluation of fault tolerance techniques applied to logic gates
- Next step in the development of this tool is compute the holding time and include analyses of other kinds of faults

A Tool to Evaluate Stuck-Open Faults in CMOS Logic Gates

Muito Obrigada!

Alexandra L. Zimpeck, Cristina Meinhardt e Paulo F. Butzen