

Ferramentas para Síntese Automática de Circuitos Integrados

Profs: Ricardo Reis e Marcelo Johann

Síntese Lógica

CMP241 - Ferramentas para Síntese Automática de CIs - Reis/Johann - UFRGS 2010/1 Aula 11 : Slide 1

Logic Synthesis

- Introduction and ROBDDs
 - Basic concepts and terms
 - Function representations
 - ROBDDs
- Two-level combinational logic synthesis
- Multi-level combinational logic synthesis
- Sequential Logic Synthesis
- Technology Mapping

CMP241 - Ferramentas para Síntese Automática de CIs - Reis/Johann - UFRGS 2010/1 Aula 11 : Slide 2

Basic Concepts and Terms

- Boolean Function : m inputs, n outputs
 $f : B^m \rightarrow B^n, B=\{0,1\}$
- Incompletely specified : don't cares
 $f : B^m \rightarrow Y^n, Y=\{0,1,-\}$
on-set
off-set
dc-set
- Variables x_1, \dots, x_m are associated to B^m space

CMP241 - Ferramentas para Síntese Automática de CIs - Reis/Johann - UFRGS 2010/1 Aula 11 : Slide 3

Boolean Spaces

CMP241 - Ferramentas para Síntese Automática de CIs - Reis/Johann - UFRGS 2010/1 Aula 11 : Slide 4

Terms

- Literal
A boolean variable or its complement
Any point in B^m is a product of m literals: minterm
- Cube
A product in each some variables may not appear
- Canonical Form
A boolean function can be completely specified by a sum of minterms
Input space with m variables has 2^m points
Canonical form has therefore $O(2^m)$ minterms

CMP241 - Ferramentas para Síntese Automática de CIs - Reis/Johann - UFRGS 2010/1 Aula 11 : Slide 5

Implication

- Implicant Cube
A cube whose points are in the on-set \cup dc-set
- Prime Implicant
Not contained in any other implicant and has at least one point in the on-set
- Example
- Irredundant prime cover
- Minimization does not lead to canonical form

CMP241 - Ferramentas para Síntese Automática de CIs - Reis/Johann - UFRGS 2010/1 Aula 11 : Slide 6

"Curiosities"

- Blake's canonical form
Complete set of prime implicants
- Parity function
Cannot be simplified by using cubes

CMP241 - Ferramentas para Síntese Automática de CIs - Reis/Johann - UFRGS 2010/1 Aula 11 : Slide 7


Two Main Problems

- To find a good representation
- ROBDDs**
- To obtain a minimal sum-of-products
- Quine MacKluskey, Multi-level, etc...

CMP241 - Ferramentas para Síntese Automática de CIs - Reis/Johann - UFRGS 2010/1 Aula 11 : Slide 8

ROBDD

- Reduced Ordered Binary-Decision Diagram
- BDDs are Tree representations of a Truth Table, and can be simplified



CMP241 - Ferramentas para Síntese Automática de CIs - Reis/Johann - UFRGS 2010/1 Aula 11 : Slide 9

Restriction (a bit of theory)

- Substitution of a constant value for a variable
- Gives positive and negative cofactors
- The "Shannon Expansion" is:

CMP241 - Ferramentas para Síntese Automática de CIs - Reis/Johann - UFRGS 2010/1 Aula 11 : Slide 10

Uniqueness

- Shannon Expansion is unique for a given variable ordering
- Means that BDDs are canonical for each variable ordering
- But variable ordering can still be (is) a real problem

CMP241 - Ferramentas para Síntese Automática de CIs - Reis/Johann - UFRGS 2010/1 Aula 11 : Slide 11

OBDDs and ROBDDs

- An ordered BDD is a BDD tree with the same variable in all nodes at each level
- The reduction to build a ROBDD is:
 1. Replace all leaf vertices with the same value;
 2. Process from bottom to top: if two vertices have the same children and variable, substitute one;
 3. If both children are the same, eliminate this node;

CMP241 - Ferramentas para Síntese Automática de CIs - Reis/Johann - UFRGS 2010/1 Aula 11 : Slide 12

ROBDD Example


CMP241 - Ferramentas para Síntese Automática de CIs - Reis/Johann - UFRGS 2010/1 Aula 11 : Slide 13

Properties

- Canonical
- Good and Bad orderings (for most functions)
- There are functions with exponentially growing number of vertices.
- Ex: multiplication
k bits x k bits leads to 2k bits
Bryant: at least one of the 2k outputs needs a ROBDD whose size is an exponential function of k
- But...

CMP241 - Ferramentas para Síntese Automática de CIs - Reis/Johann - UFRGS 2010/1 Aula 11 : Slide 14

Good and Bad ordering



CMP241 - Ferramentas para Síntese Automática de CIs - Reis/Johann - UFRGS 2010/1 Aula 11 : Slide 15

Importance

- ROBDDs are very efficient in most situations

CMP241 - Ferramentas para Síntese Automática de CIs - Reis/Johann - UFRGS 2010/1 Aula 11 : Slide 16

Importance

- Most Logic Synthesis tools use ROBDDs today

CMP241 - Ferramentas para Síntese Automática de CIs - Reis/Johann - UFRGS 2010/1 Aula 11 : Slide 17

ROBDD Packages

- There are many, commercial, free...
- Abstract Data Type (=class)
- Multiple functions in the same ROBDD
- Input Conversion
- Manipulation = create new functions
- Output generation

CMP241 - Ferramentas para Síntese Automática de CIs - Reis/Johann - UFRGS 2010/1 Aula 11 : Slide 18

ROBDD Data Type

- A Vertex is:
 - Variable
 - Left Son
 - Right Son
- An ROBDD is:
 - A Table of unique vertices (v,l,r)
 - Hash Table
 - Function returns a node or creates a new one

CMP241 - Ferramentas para Síntese Automática de Cls - Reis/Johann - UFRGS 2010/1 Aula 11 : Slide 19

ROBDD creation

- Process Shannon Expansion recursively
- Starting with '0' and '1' leaves
- Return or create new node

CMP241 - Ferramentas para Síntese Automática de Cls - Reis/Johann - UFRGS 2010/1 Aula 11 : Slide 20

ROBDD Manipulation

- Create new functions
- by applying binary operations
- by function composition

CMP241 - Ferramentas para Síntese Automática de Cls - Reis/Johann - UFRGS 2010/1 Aula 11 : Slide 21

Variable Ordering

- Static
- Dynamic
 - Interchanging x_i and x_{i+1} has only local effect
 - We can try each variable on every place and remember the best position

CMP241 - Ferramentas para Síntese Automática de Cls - Reis/Johann - UFRGS 2010/1 Aula 11 : Slide 22

Applications

- Gerez provides some examples for verification and two-level synthesis...

CMP241 - Ferramentas para Síntese Automática de Cls - Reis/Johann - UFRGS 2010/1 Aula 11 : Slide 23

Logic Synthesis

- Introduction and ROBDDs
 - Basic concepts and terms
 - Function representations
 - ROBDDs
- Two-level combinational logic synthesis
- Multi-level combinational logic synthesis
- Sequential Logic Synthesis
- Technology Mapping

CMP241 - Ferramentas para Síntese Automática de Cls - Reis/Johann - UFRGS 2010/1 Aula 11 : Slide 24

Quine McCluskey

Other ppt

CMP241 - Ferramentas para Síntese Automática de CIs - Reis/Johann - UFRGS 2010/1 Aula 11 : Slide 25

Logic Synthesis

- Introduction and ROBDDs
 - Basic concepts and terms
 - Function representations
 - ROBDDs
- Two-level combinational logic synthesis
- Multi-level combinational logic synthesis
- Sequential Logic Synthesis
- Technology Mapping

CMP241 - Ferramentas para Síntese Automática de CIs - Reis/Johann - UFRGS 2010/1 Aula 11 : Slide 26

Boolean Network

- Intermediate structural/behavioral graph
- It's a graph (structure) of functions (behavior)
- At one extreme: a single node with the circuit's main function
- At the end: a mapped netlist composed of functions available in a library
- In between: a mixed representation that allows optimization tasks to be applied

CMP241 - Ferramentas para Síntese Automática de CIs - Reis/Johann - UFRGS 2010/1 Aula 11 : Slide 27

Multi-level

Pdf with operations according to DeMichelli

CMP241 - Ferramentas para Síntese Automática de CIs - Reis/Johann - UFRGS 2010/1 Aula 11 : Slide 28

Logic Synthesis

- Introduction and ROBDDs
 - Basic concepts and terms
 - Function representations
 - ROBDDs
- Two-level combinational logic synthesis
- Multi-level combinational logic synthesis
- Sequential Logic Synthesis
- Technology Mapping

CMP241 - Ferramentas para Síntese Automática de CIs - Reis/Johann - UFRGS 2010/1 Aula 11 : Slide 29

Sequential Logic Synthesis

- Sequential logic is Comb. Logic + State
- Problems in Sequential Logic Synthesis are:
 - State assignment
 - Re-timing

CMP241 - Ferramentas para Síntese Automática de CIs - Reis/Johann - UFRGS 2010/1 Aula 11 : Slide 30

Logic Synthesis

- Introduction and ROBDDs
 - Basic concepts and terms
 - Function representations
 - ROBDDs
- Two-level combinational logic synthesis
- Multi-level combinational logic synthesis
- Sequential Logic Synthesis
- [Technology Mapping](#)

Technology Mapping

- Is the task of mapping an optimized netlist to cells available in a particular technology
- Can be done bottom-up with dynamic programming
- Cell matching is a significant concern.
ROBDDS can be used
- Can be depth-limited by a window